

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/735,479	12/14/2000	Kenichi Watanabe	001620	8362
7	590 07/03/2002			
ARMSTRON	G, WESTERMAN, HA	EXAMINER		
McLELAND & Suite 1000	k NAUGHTON	PERALTA, GINETTE		
1725 K Street, Washington, D		ART UNIT	PAPER NUMBER	

2814

DATE MAILED: 07/03/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

r	•			Applicati	n No.		Applicant(s)	7
Offic Action Summary			09/735,479			WATANABE ET AL.		
		Action Summary	Summary	Examiner			Art Unit	
				Ginette Peralta			2814	
Period f		ING DATE of this commun	ication a	ppears on the	cover	sheet with the c	orrespondence a	ddress
A SHOTHE I - External after - If the - If NO - Failu - Any rearms	ORTENED MAILING D nsions of time rr SIX (6) MONTH period for reply period for reply re to reply within reply received by	STATUTORY PERIOD FOR ATE OF THIS COMMUN may be available under the provisions of the second above is less than thirty (3) is specified above, the maximum stands at the set or extended period for reply the Office later than three months adjustment. See 37 CFR 1.704(b).	ICATION of 37 CFR munication. 30) days, a re latutory perion will, by state	I. 1.136(a). In no ever eply within the statul od will apply and will ute, cause the appli	nt, however tory mining expire S cation to	ver, may a reply be tim mum of thirty (30) days IX (6) MONTHS from become ABANDONE	nely filed s will be considered tim the mailing date of this D (35 U.S.C. § 133).	nely. communication.
Status 1\⊠	Deenonei	ive to communication(s) fi	iled on 1:	3 June 2002				
1)⊠	•	on is FINAL .	-	This action is	non-fin	nal		
2a)∐ 3\□		s application is in condition	,				rosecution as to	the merits is
3) L. Dispositi	closed in ion of Clair	accordance with the pract	tice unde	er <i>Ex parte Qu</i>	iayle,	1935 C.D. 11, 4	153 O.G. 213.	
-		1-18 is/are pending in the	applicati	on.				
•		above claim(s) <u>8-18</u> is/are			deratio	on.		
5) 🗌	Claim(s) is/are allowed.							
6)⊠	⊠ Claim(s) <u>1-7</u> is/are rejected.							
7) 🗌	Claim(s) _	is/are objected to.						
<i>,</i> —	Claim(s) _ ion Papers	are subject to restri	ction and	I/or election re	quiren	nent.		
•	-	cation is objected to by th						
10)🛛		g(s) filed on 20 February						
	• •	may not request that any ob						
11)		sed drawing correction file					oved by the Exam	iner.
>	• •	ed, corrected drawings are re	•		ice acti	ion.		
, —		r declaration is objected to	b by the i	Examiner.				
-		.S.C. §§ 119 and 120						
, —		dgment is made of a clain	n for fore	ign priority und	der 35	U.S.C. § 119(a	a)-(d) or (t).	
a)] Some * c) ☐ None of:					•	
	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage							
* 5	•	pies of the certified copies application from the Interaction from the Interaction detailed Office actions.	national l	Bureau (PCT I	Rule 1	7.2(a)).		ai Stage
14) 🗌 A	Acknowledg	ment is made of a claim	for dome	stic priority un	der 35	5 U.S.C. § 119(e) (to a provision	al application).
	•	anslation of the foreign la gment is made of a claim						
Attachmen	t(s)							
2) Notic	e of Draftsper	es Cited (PTO-892) rson's Patent Drawing Review (f sure Statement(s) (PTO-1449) F)	5) 🔲		y (PTO-413) Paper N Patent Application (F	

Art Unit: 2814

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of Group (I), claims 1-7 in Paper No. 6 is acknowledged.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- 3. Claims 1 and 7 are rejected under 35 U.S.C. 102(e) as being clearly anticipated by Uglow et al. (U. S. Pat. 6,251,770 B1).

Uglow et al. teaches in Fig. 10B a semiconductor device that comprises an underlie 100 having a conductive region 122 in a surface layer of the underlie 100; an insulating etch stopper film 102′ covering a surface of the underlie 100; an interlayer insulating film (104′-106′) formed on the insulating etch stopper film 102′; a wiring trench formed in the interlayer insulating film, the wiring trench having a first depth from a surface of the interlayer insulating film; a contact hole extending from a bottom surface of the wiring trench to a surface of the conductive region through a remaining

Art Unit: 2814

thickness of the interlayer insulating film and through the insulating etch stopper film 102'; and a dual damascene wiring layer 302 embedded in the wiring trench and in the contact hole; wherein the interlayer insulating film includes a first kind of insulating layer 106' surrounding a side wall and the bottom surface of the wiring trench and a second kind of insulating layer 104' disposed under the first kind of the insulating layer 106' and having etching characteristics different from the first kind of the insulating layer.

Regarding claim 7, Uglow further teaches the second kind of the insulating layer 104' being disposed on the insulating etch stopper 102' and has a thickness thinner than the first depth.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 3, and 5-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Uglow et al. in view of Tsai et al. (U. S. Pat. 6,319,814 B1).

Uglow et al. teaches in Fig. 10B a semiconductor device that comprises an underlie 100 having a conductive region 122 in a surface layer of the underlie 100; an insulating etch stopper film 102' covering a surface of the underlie 100; an interlayer

Art Unit: 2814

insulating film (104'-106') formed on the insulating etch stopper film 102'; a wiring trench formed in the interlayer insulating film, the wiring trench having a first depth from a surface of the interlayer insulating film; a contact hole extending from a bottom surface of the wiring trench to a surface of the conductive region through a remaining thickness of the interlayer insulating film and through the insulating etch stopper film 102'; and a dual damascene wiring layer 302 embedded in the wiring trench and in the contact hole; wherein the interlayer insulating film includes a first kind of insulating layer 106' surrounding a side wall and the bottom surface of the wiring trench and a second kind of insulating layer 104' disposed under the first kind of the insulating layer 106' and having etching characteristics different from the first kind of the insulating layer.

Regarding claims 3 and 6, Uglow et al. teaches all the limitations in the claims and further including the use of fluorosilicate glass (FSG) as layer 104′, and silicon nitride as layer 102′, and with the exception of the interlayer insulating film including a third kind of an insulating layer under the second kind of the insulating layer 104′, the third kind of the insulating layer having etching characteristics different from the second kind of the insulating layer.

Tsai et al. teaches a semiconductor device that includes a dual damascene structure and further including a layer 206 of silicon nitride, an undoped oxide layer 208 overlying the layer 206 of silicon nitride, and a layer 210 of fluorosilicate glass(FSG) overlying the layer 208; wherein the undoped oxide layer 208 is underlying the

Art Unit: 2814

fluorosilicate glass layer 210 and overlying the silicon nitride layer 206, and the USG layer 208 has a thickness thinner than a first depth, for the disclosed intended purpose of changing the surface condition between the stop layer 206 and the FSG layer 210, and eliminating the surface dependence between the stop layer 206 and the FSG layer 210, and resulting in a FSG layer 210 having a uniform thickness and improved reliability (Col. 3, II. 42-54).

Thus, it would have been obvious to one of ordinary skill in the art to form a third kind of insulating layer under the second kind of insulating layer as Tsai et al. teaches for the disclosed intended purpose of obtaining a second insulating layer having a uniform thickness and improved reliability, furthermore regarding the limitation of the third insulating layer having etch characteristics different from the second insulating layer, it is noted that the selectivity in etching characteristics will depend in the etchant chemistry utilized, and that as the materials of the second and third insulating materials are different, the materials will have different etching characteristics.

Regarding claim 5, Uglow et al. teaches the second kind of the insulating layer is capable of functioning as an etch stopper while the first kind of the insulating layer is etched, and the contact hole has a substantially same cross sectional shape from a bottom surface of the second kind of the insulating layer to the surface of the conductive region.

Art Unit: 2814

6. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Uglow et al. as applied to claim 1 above, and further in view of Chung et al. (U. S. Pat. 6,184,142 B1).

Uglow et al. teaches all the limitations in the claim with the exception of the contact hole having a portion whose cross sectional area gradually increases toward an upper level in the first kind of insulating layer.

Chung et al. teaches in Fig. 3G (Prior Art) a semiconductor device that includes a contact hole having a portion whose cross sectional area gradually increases toward an upper level in the first kind of an insulating layer, wherein the gradual increase is taught as the device is formed by an anisotropic etching of the insulating layer, and the gradual increase would be an inherent property of the structure formed by this process.

Thus, it would have been obvious to one of ordinary skill in the art to use a contact hole having a gradual increase toward an upper level as Chung et al. teaches that this is well known and conventional in the art, and an inherent result of a well known process such as anisotropic etching of the insulating layer.

7. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Uglow et al. in view of Tsai et al. as applied to claims 3, 5-6 above, and further in view of Chung et al..

Uglow et al., as modified by Tsai et al., teaches all the limitations in the claim with the exception of the contact hole having a portion whose cross sectional area gradually increases toward an upper level in the first kind of insulating layer.

Art Unit: 2814

Chung et al. teaches in Fig. 3G (Prior Art) a semiconductor device that includes a contact hole having a portion whose cross sectional area gradually increases toward an upper level in the first kind of an insulating layer, wherein the gradual increase is taught as the device is formed by an anisotropic etching of the insulating layer, and the gradual increase would be an inherent property of the structure formed by this process.

Thus, it would have been obvious to one of ordinary skill in the art to use a contact hole having a gradual increase toward an upper level as Chung et al. teaches that this is well known and conventional in the art, and an inherent result of a well known process such as anisotropic etching of the insulating layer.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ginette Peralta whose telephone number is (703)305-7722. The examiner can normally be reached on Monday to Friday 8:00 AM- 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703)306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are (703)308-7722 for regular communications and (703)308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Art Unit: 2814

GP June 28, 2002

> EDDIE LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800